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Acronyms
• Combinatorial logic (CL)
• Commercial off the shelf (COTS)
• Complementary metal-oxide 
semiconductor (CMOS)
• Device under test (DUT)
• Edge-triggered flip-flops (DFFs)
• Electronic design automation (EDA)
• Error rate (λ)
• Error rate per bit(λbit)
• Error rate per system(λsystem)
• Field programmable gate array (FPGA)
• Global triple modular redundancy (GTMR)
• Hardware description language (HDL)
• Input – output (I/O)
• Intellectual Property (IP)
• Linear energy transfer (LET)
• Mean fluence to failure (MFTF)
• Mean time to failure (MTTF)
• Number of used bits (#Usedbits)
• Operational frequency (fs)
• Personal Computer (PC)
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• Probability of configuration upsets (Pconfiguration)
• Probability of Functional Logic upsets 
(PfunctionalLogic)
• Probability of single event functional interrupt 
(PSEFI)
• Probability of system failure (Psystem)
• Processor (PC)
• Radiation Effects and Analysis Group (REAG)
• Reliability over time (R(t))
• Reliability over fluence (R(Φ))
• Single event effect (SEE)
• Single event functional interrupt (SEFI)
• Single event latch-up (SEL)
• Single event transient (SET)
• Single event upset (SEU)
• Single event upset cross-section (σSEU)
• System on a chip (SoC)
• Windowed Shift Register (WSR)
• Xilinx Virtex 5 field programmable gate array (V5)
• Xilinx Virtex 5 field programmable gate array 
radiation hardened (V5QV)
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Problem Statement and Abstract
• The process for application of single event 
upset (SEU) data used to characterize 
system performance in radiation 
environments needs improvement.
• We are investigating the application of 
classical reliability performance metrics 
combined with standard SEU analysis data 
to improve system survivability prediction.
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This presentation is a simplified approach for SEU data extrapolation 
to complex systems.  Future work will incorporate additional details.
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Background (1) : FPGA SEU Susceptibility 
Design σSEU Configuration σSEU Functional logic 
σSEU
SEFI σSEU
Sequential and 
Combinatorial 
logic (CL) in data 
path
Global Routes 
and Hidden 
Logic
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• σSEUs (per category) are calculated from SEU test and analysis.
• σSEUs are calculated per particle linear energy transfer (LET).
• Most believe the dominant σSEUs are per bit (configuration or flip-
flops (DFFs)).  However, global routes are significant (more than 
DFFs).
σSEUs are measured 
by bit!
σSEUs are measured 
by bit???
For a system, should σSEUs be 
measured by bit????
SEU Cross Section (σSEU)
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Window Shift Register (WSR) Microsemi σSEUs:  
Design and Stimulus Dependencies to SEUs
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WSR16 Checkerboard
WSR8 Checkerboard
WSR4 Checkerboard
WSR0 Checkerboard
WSR16 All 1's
WSR8  All 1's
WSR4  All 1's
WSR0  All 1's
WSR16 All 0's
WSR8 All 0's
WSR4 All 0's
WSR0  All 0's
How and what you 
test make a big 
difference!
Add combinatorial logic, 
increase cross section.
Increase frequency may 
or may not change SEU 
data.
σSEU = #errors/fluence
λsystem = #errors/time
LET: Linear energy transfer
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Background (2) 
Conventional Conversion of SEU Cross-Sections To 
Error Rates for Complex Systems Next Step
• Bottom-Up approach (transistor level):
– Given σSEU (per bit) use an error rate calculator (such as CRÈME96) 
to obtain an error rate per bit (λbit ).
– Multiply  λbit by the number of used memory bits (#UsedBits) in the 
target design to attain a system error rate (λsystem). Configuration and 
DFFs.
• Top-Down approach (system level):
• Given σSEU (per system) use an error rate calculator (such as 
CRÈME96) to obtain an error rate per bit (λsystem ).
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Technical Problems with Current 
Methods of Error Rate Calculation
• For submission to CRÈME96, σSEU
data (in Log-linear form) are fitted to 
a Weibull curve.
– During the curve fitting process, a 
large amount of error can be 
introduced.
– Consequently, it is possible for 
resultant error rates (for the same 
design) to vary by decades.
• Because of the error rate calculation 
process, σSEU data are blended 
together and it is nearly impossible 
to hone in on the problem spots.  
This can become important for 
mitigation insertion. 
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Technical Problems with Bottom-Up  
Analysis Method
• Multiplying each bit within a design by λbit
is not an efficient method of system error 
rate prediction.
– Works well with memory structures… 
but…complex systems do not operate 
or respond like memories.
– If an SEU affects a bit, and the bit is 
either inactive, disabled, or masked, a 
system malfunction might not occur. 
• Using the same multiplication factor 
across DFFs will produce extreme 
over-estimates.
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λsystem < λbit×#UsedBits
Let’s Not Reinvent The Wheel…  A Proven Solution Can 
Be Found in Classical Reliability System-Level Analysis
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• The exponential model that relates reliability to MTTF 
assumes that during useful-lifetime:
– Failures are independent.
– Error rate is constant.
– MTTF = 1/λ.
• For a given LET (across fluence):
– SEUs are independent.
– σSEU is constant.
– MFTF = 1/σSEU.
• Hence, mapping from the time domain to the fluence 
domain (per LET) is straight forward:
– t      Φ
– MTTF        MFTF
– λ σSEU
Mapping Classical Reliability Models from 
The Time Domain To The Fluence Domain
9
R(t)=e-t/MTTF R(Φ)=e-Φ/MFTF
R(t)=e-t/MTTF or  R(t)=e-λt
Parallel between 
time and fluence.
σSEU = #errors/fluence
λsystem = #errors/time
Weibull slope = 1… exponential.
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Example of Proposed Methodology 
Application
• Mission requirements:
– Selection shall be made between a Xilinx V5QV (relatively 
expensive device) or a Xilinx V5 with embedded PowerPC 
(relatively cheap device).
– FPGA operation shall have reliability of 3-nines (99.9%) 
within a 10 minute window at Geosynchronous Equatorial 
Orbit (GEO).
• Proposed methodology:
– Create a histogram of particle flux versus LET for a 10-
minute window of time for your target environment.
– Calculate MFTF per LET (obtain SEU data).
– Graph R(Φ) for a variety of LET values and their associated 
MFTFs. R(Φ)=e-Φ/MFTF
– For selected ranges of LETs, use an upper bound of particle 
flux (number of particles/cm210-minutes), to determine if 
the system will meet the mission’s reliability requirements.
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Geosynchronous Equatorial Orbit (GEO) 100-mils shielding
Bins are selected based on σSEU data 
points.
We will analyze 
system reliability 
for each bin
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MFTF versus LET for the Xilinx V5 
Embedded PowerPC Core and the Xilinx 
V5QV MicroBlaze Soft Processor Core
• V5QV: no system errors 
were observed below 
LET=1.8 MeVcm2/mg. 
Total fluence > 5.0×108
particles/cm2.
• PowerPC:
– No system errors were 
observed below 
LET=0.07MeVcm2/mg
with total fluence = 3.×107
particles/cm2.  
– Hence, at 0.07, we will 
assume an upper-bound 
MFTF = 3.0×107
particles/cm2. 
– More tests would increase 
the MFTF for this bin.
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MFTF = 1/σSEU
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Binned GEO Environment data show approximately 3000
particles/(cm210-minutes), in the range of 0.0MeVcm2/mg to 
0.07MeVcm2/mg.  We are using MFTF for 0.07MeVcm2/mg to upper 
bound this bin.
Reliability at 3000 particles/(cm210-minutes) > 99.99% for the PowerPC 
design implementation.  “9’s” could be increased with more tests.
R(Φ)=e-Φ/3.0×107
PowerPC: MFTF = 3.0×107
Used MFTF= 3.0×107 because that was the 
maximum fluence for all tests run with 0.07LET and 
below
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Binned GEO Environment data show approximately 11 
particles/(cm210-minutes), in the range of 0.07MeVcm2/mg to 
0.14MeVcm2/mg.  We are using MFTF for 0.14MeVcm2/mg to upper 
bound this bin.
Reliability at 5 particles/(cm210-minutes) > 99.999% for the V5QV 
PowerPC design implementation.  
R(Φ)=e-Φ/5.0×106
PowerPC: MFTF = 5.0×106
Used MFTF= 5.0×106 because that was the average 
fluence for tests run with 0.14LET
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Binned GEO Environment data show approximately 9 
particles/(cm210-minutes), in the range of 0.14MeVcm2/mg to 
1.8MeVcm2/mg.  We are using MFTF for 1.8MeVcm2/mg to upper 
bound this bin.
Reliability at 9 particles/(cm210-minutes) > 99.9% for the PowerPC 
design implementation.  This is the most susceptible bin for the system.
We fall below 99.99% 
at approximately 
6particles/cm2!
R(Φ)=e-Φ/6.0×104
PowerPC: MFTF = 6.0×104
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Reliability across Fluence up to 
LET=3.6MeVcm2/mg
16
Binned GEO Environment data show approximately 0.23 
particles/(cm210-minutes), in the range of 1.8MeVcm2/mg to 
3.6MeVcm2/mg.
Within this LET range, reliability at 0.23 particles/(cm210-minutes) 
> 99.999% for both design implementations.
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Reliability across Fluence at 
LET=40MeVcm2/mg
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Within this LET range, reliability at 0.07  particles/(cm210-minutes) > 
99.9% for both design implementations.  We can refine by analyzing 
smaller bins.
Binned GEO environment data show approximately 0.07 
particles/(cm210-minutes), in the range of 3.6MeVcm2/mg to 
40.0MeVcm2/mg.
0.9994
0.9995
0.9996
0.9997
0.9998
0.9999
1
0 0.01 0.02 0.03 0.04 0.05 0.06 0.07 0.08 0.09 0.1
R
el
ia
bi
lit
y
Fluence (particle/cm2)
We fall below 99.99% 
at approximately 
0.02particles/cm2!
V5QV: MFTF= 2×104
PowerPC: MFTF = 2.8×102
R(Φ)=e-Φ/2.8×102
R(Φ)=e-Φ/2.0×104
To be presented by Melanie Berg at the Microelectronics Reliability & Qualification Working Meeting (MRQW), El Segundo, CA February 6-7, 2018
Example Conclusion
• Using the proposed methodology, the commercial Xilinx 
V5 device will meet project requirements.
• In this case, the project is able to save money by 
selecting the significantly cheaper FPGA device and gain 
performance because of the embedded PowerPC.
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Conclusions
• This study transforms proven classical reliability models into the 
SEU particle fluence domain.  The intent is to better characterize SEU 
responses for complex systems.
• The method for reliability-model application is as follows: 
– SEU data are obtained as MFTF.  
– Reliability curves (in the fluence domain) are calculated using 
MFTF; and are analyzed with a piecemeal approach.
– Environment data are then used to determine particle flux 
exposure within required windows of mission operation.
• The proposed method does not rely on data-fitting and hence 
removes a significant source of error.
• The proposed method provides information for highly SEU-
susceptible scenarios; hence enables a better choice of mitigation 
strategy.
• This is preliminary work.  There is more to come regarding 
environment data transformation.
19
This methodology expresses SEU behavior and response in terms that 
missions understand via classical reliability metrics.
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